Claims

(Original) A low drop-out voltage regulator comprising:
 transistor means for receiving a
 reference voltage and in dependence thereon
 producing a regulated output voltage;
 an output stage for coupling to a load;

first direct current (DC) control loop means coupled to the transistor means for providing a dominant pole; and

second direct current (DC) control loop means for providing a non-dominant pole, whereby stability of operation may be obtained with a lower load capacitance.

2. (Original) The low drop-out voltage regulator as claimed in claim 1 wherein the control loop means comprises:

differential amplifier means having an output coupled to the transistor means; and voltage divider means coupled between the voltage regulator output and a first input of the differential amplifier means.

3. (Original) The low drop-out voltage regulator as claimed in claim 2 wherein the control loop means further comprises:

voltage reference means coupled between the voltage regulator output and a first input of the differential amplifier means.

4. (Currently amended) The low drop-out voltage regulator as claimed in claim 1, 2 or 3 wherein the output stage comprises a low impedance output.

- 5. (Currently amended) A low drop-out voltage regulator as claimed in any preceding claim 1 wherein the second direct current (DC) control loop means is coupled to the voltage regulator output and first direct current (DC) control loop means.
- 6. (Currently amended) A low drop-out voltage regulator as claimed in any preceding claim 1 wherein the second direct current (DC) control loop means has a unity direct current (DC) gain.
- 7. (Currently amended) The low drop-out voltage regulator as claimed in any preceding claim 1 wherein the transistor means comprises a cascode transistor arrangement.
- 8. (Currently amended) The low drop-out voltage regulator as claimed any preceding claim 1 wherein the output stage comprises a cascode transistor arrangement.
- 9. (Currently amended) The low drop-out voltage regulator as claimed in any preceding claim 1 wherein the output stage comprises a P-type transistor.
- 10. (Original) The low drop-out voltage regulator as claimed in claim 9 wherein the P-type transistor is a PMOS transistor.
- 11. (Currently amended) The low drop-out voltage regulator as claimed in any preceding claim 1 wherein the transistor means comprises at least part of the second direct current (DC) control loop means.

12. (Original) A method for low drop-out voltage regulation comprising:

providing transistor means receiving a reference voltage and in dependence thereon producing a regulated output voltage;

providing an output stage for coupled to a load;

providing first direct current (DC) control loop means coupled to the transistor means for providing a dominant pole; and

second direct current (DC) control loop means and providing a non-dominant pole, whereby stability of operation may be obtained with a lower load capacitance.

13. (Original) The method for low drop-out voltage regulation as claimed in claim 12 wherein the control loop means comprises:

differential amplifier means having an output coupled to the transistor means; and voltage divider means coupled between the voltage regulator output and a first input of the differential amplifier means.

14. (Original) The method for low drop-out voltage regulation as claimed in claim 13 wherein the control loop means further comprises:

voltage reference means coupled between the voltage regulator output and a first input of the differential amplifier means.

15. (Currently amended) The method for low drop-out voltage regulation as claimed in claim 12, 13 or 14 wherein the output stage comprises a low impedance output.

- 16. (Currently amended) The method for low drop-out voltage regulations claimed in any one of claims 12-15 claim 12 wherein the second direct current (DC) control loop means is coupled to the voltage regulator output and first direct current (DC) control loop means.
- 17. (Currently amended) The method for low drop-out voltage regulation as claimed in any one of claims 12-15 claim 12 wherein the second direct current (DC) control loop means has a unity direct current (DC) gain.
- 18. (Currently amended) The method for low drop-out voltage regulation as claimed in any one of elaims 12-15 claim 12 wherein the transistor means comprises a cascode transistor arrangement.
- 19. (Currently amended) The method for low drop-out voltage regulation as claimed in any one of claims 12-15 claim 12 wherein the output stage comprises a cascode transistor arrangement.
- 20. (Currently amended) The method for low drop-out voltage regulation as claimed in any one of claims 12-15 claim 12 wherein the output stage comprises a P-type transistor.
- 21. (Original) The method for low drop-out voltage regulation as +claimed in claim 20 wherein the P-type transistor is a PMOS transistor.
- 22. (Currently amended) The method for low drop-out voltage regulation as claimed in any one of claims 12-15 claim 12 wherein the transistor means comprises at least part of the second direct current (DC) control loop means.
- 23. (Currently amended) An integrated circuit comprising the low drop-out voltage regulator of any one of claims 1-11 claim 1.